Isuru Daulagala, Ioannis Savidis. Clock tree synthesis for heterogeneous 3-D integrated circuits. In ACM/IEEE 2017 International Workshop on System Level Interconnect Prediction, SLIP 2017, Austin, TX, USA, June 17, 2017. pages 1-6, IEEE, 2017. [doi]
Abstract is missing.