Near-threshold voltage design in nanoscale CMOS

Vivek De. Near-threshold voltage design in nanoscale CMOS. In Enrico Macii, editor, Design, Automation and Test in Europe, DATE 13, Grenoble, France, March 18-22, 2013. pages 612, EDA Consortium San Jose, CA, USA / ACM DL, 2013. [doi]

Abstract

Abstract is missing.