Probabilistic CTSS: Analysis of Timing Error Probability in Asynchronous Logic Circuits

Yutaka Deguchi, Nagisa Ishiura, Shuzo Yajima. Probabilistic CTSS: Analysis of Timing Error Probability in Asynchronous Logic Circuits. In DAC. pages 650-655, 1991. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.