Takahiro Deguchi, Tetsushi Koide, Shin ichi Wakabayashi. Timing-driven hierarchical global routing with wire-sizing and buffer-insertion for VLSI with multi-routing-layer. In Proceedings of ASP-DAC 2000, Asia and South Pacific Design Automation Conference 2000, Yokohama, Japan. pages 99-104, ACM, 2000. [doi]
Abstract is missing.