Optimization of throughput performance for low-power VLSI interconnects

Optimization of throughput performance for low-power VLSI interconnects. IEEE Trans. VLSI Syst., 13(3):308-318, 2005. [doi]

Abstract

Abstract is missing.