Synthesis and Optimization Procedures for Robustly Delay-Fault Testable Combinational Logic Circuits

Srinivas Devadas, Kurt Keutzer. Synthesis and Optimization Procedures for Robustly Delay-Fault Testable Combinational Logic Circuits. In DAC. pages 221-227, 1990. [doi]

Abstract

Abstract is missing.