Certified Timing Verification and the Transition Delay of a Logic Circuit

Srinivas Devadas, Kurt Keutzer, Sharad Malik, Albert Wang. Certified Timing Verification and the Transition Delay of a Logic Circuit. In DAC. pages 549-555, 1992. [doi]

Abstract

Abstract is missing.