Performance impacts and limitations of hardware memory access trace collection

Nicholas C. Doyle, Eric Matthews, Graham M. Holland, Alexandra Fedorova, Lesley Shannon. Performance impacts and limitations of hardware memory access trace collection. In David Atienza, Giorgio Di Natale, editors, Design, Automation & Test in Europe Conference & Exhibition, DATE 2017, Lausanne, Switzerland, March 27-31, 2017. pages 506-511, IEEE, 2017. [doi]

Authors

Nicholas C. Doyle

This author has not been identified. Look up 'Nicholas C. Doyle' in Google

Eric Matthews

This author has not been identified. Look up 'Eric Matthews' in Google

Graham M. Holland

This author has not been identified. Look up 'Graham M. Holland' in Google

Alexandra Fedorova

This author has not been identified. Look up 'Alexandra Fedorova' in Google

Lesley Shannon

This author has not been identified. Look up 'Lesley Shannon' in Google