Interpolated VCO design for a low bandwidth, low-jitter, self-biased PLL in 45 nm CMOS - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

David E. Duarte, Suching Hsu, Keng L. Wong, Mingwei Huang, Greg Taylor. Interpolated VCO design for a low bandwidth, low-jitter, self-biased PLL in 45 nm CMOS. In Jacqueline Snyder, Rakesh Patel, Tom Andre, editors, IEEE Custom Integrated Circuits Conference, CICC 2010, San Jose, California, USA, 19-22 September, 2010, Proceedings. pages 1-4, IEEE, 2010. [doi]

This author has not been identified. Look up 'David E. Duarte' in GoogleThis author has not been identified. Look up 'Suching Hsu' in GoogleThis author has not been identified. Look up 'Keng L. Wong' in GoogleThis author has not been identified. Look up 'Mingwei Huang' in GoogleThis author has not been identified. Look up 'Greg Taylor' in Google

runs on WebDSL