A 0.4-to-3 GHz Digital PLL With PVT Insensitive Supply Noise Cancellation Using Deterministic Background Calibration - researchr publication

researchr

You are not signed in
Sign in
Sign up

Amr Elshazly, Rajesh Inti, Wenjing Yin, Brian Young, Pavan Kumar Hanumolu. A 0.4-to-3 GHz Digital PLL With PVT Insensitive Supply Noise Cancellation Using Deterministic Background Calibration. J. Solid-State Circuits, 46(12):2759-2771, 2011. [doi]

Abstract is missing.

runs on WebDSL