Clock Driver Design for Low-Power High-Speed 90-nm CMOS Register Array

Tadayoshi Enomoto, Suguru Nagayama, Hiroaki Shikano, Yousuke Hagiwara. Clock Driver Design for Low-Power High-Speed 90-nm CMOS Register Array. IEICE Transactions, 91-C(4):553-561, 2008. [doi]

Abstract

Abstract is missing.