Simulation of Memory Chip Line Using an Electronics Manufacturing Simulator

Douglas N. Estremadoyro, Phillip A. Farrington, Bernard J. Schroer, James J. Swain. Simulation of Memory Chip Line Using an Electronics Manufacturing Simulator. In Winter Simulation Conference. pages 1330-1337, 1997. [doi]

Abstract

Abstract is missing.