Low-latency MAP demapper architecture for coded modulation with iterative decoding

YouZhe Fan, Chi-Ying Tsui. Low-latency MAP demapper architecture for coded modulation with iterative decoding. In IEEE International Symposium on Circuits and Systemss, ISCAS 2014, Melbourne, Victoria, Australia, June 1-5, 2014. pages 730-733, IEEE, 2014. [doi]

Abstract

Abstract is missing.