An 8-bit systolic AES architecture for moderate data rate applications

Sheikh Muhammad Farhan, Shoab Ahmed Khan, Habibullah Jamal. An 8-bit systolic AES architecture for moderate data rate applications. Microprocessors and Microsystems, 33(3):221-231, 2009. [doi]

Abstract

Abstract is missing.