Voltage droop reduction using throttling controlled by timing margin feedback - researchr publication bibliographies

researchr

You are not signed in
Sign in
Sign up

Michael S. Floyd, Alan J. Drake, Robert W. Berry, Harold Chase, Richard L. Willaman, Jarom Pena. Voltage droop reduction using throttling controlled by timing margin feedback. In Symposium on VLSI Circuits, VLSIC 2012, Honolulu, HI, USA, June 13-15, 2012. pages 96-97, IEEE, 2012. [doi]

runs on WebDSL