Logic synthesis and verification on fixed topology

Masahiro Fujita, Alan Mishchenko. Logic synthesis and verification on fixed topology. In Lorena Garcia, editor, 22nd International Conference on Very Large Scale Integration, VLSI-SoC, Playa del Carmen, Mexico, October 6-8, 2014. pages 1-6, IEEE, 2014. [doi]

Abstract

Abstract is missing.