The following publications are possibly variants of this publication:
- Increasing minimum operating voltage (V::DDmin::) with number of CMOS logic gates and experimental verification with up to 1Mega-stage ring oscillatorsTaro Niiyama, Piao Zhe, Koichi Ishida, Masami Murakata, Makoto Takamiya, Takayasu Sakurai. islped 2008: 117-122 [doi]
- Reduction of minimum operating voltage (V::DDmin::) of CMOS logic circuits with post-fabrication automatically selective charge injectionKentaro Honda, Katsuyuki Ikeuchi, Masahiro Nomura, Makoto Takamiya, Takayasu Sakurai. islped 2010: 175-180 [doi]
- Investigation of determinant factors of minimum operating voltage of logic gates in 65-nm CMOSTadashi Yasufuku, Satoshi Iida, Hiroshi Fuketa, Koji Hirairi, Masahiro Nomura, Makoto Takamiya, Takayasu Sakurai. islped 2010: 21-26 [doi]