Hardware efficient design of Variable Length FFT Processor

Vinay Gautam, Kailash Chandra Ray, Pauline Haddow. Hardware efficient design of Variable Length FFT Processor. In Rolf Kraemer, Adam Pawlak, Andreas Steininger, Mario Schölzel, Jaan Raik, Heinrich Theodor Vierhaus, editors, 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems, DDECS 2011, Cottbus, Germany, April 13-15, 2011. pages 309-312, IEEE, 2011. [doi]

Abstract

Abstract is missing.