Verilog-a modeling of Silicon Photo-Multipliers

Gianluca Giustolisi, Gaetano Palumbo, Paolo Finocchiaro, Alfio Pappalardo. Verilog-a modeling of Silicon Photo-Multipliers. In IEEE International Symposium on Circuits and Systems, ISCAS 2016, Montréal, QC, Canada, May 22-25, 2016. pages 1270-1273, IEEE, 2016. [doi]

Abstract

Abstract is missing.