Design and analysis of SIC: a provably timing-predictable pipelined processor core

Sebastian Hahn 0001, Jan Reineke. Design and analysis of SIC: a provably timing-predictable pipelined processor core. Real-Time Systems, 56(2):207-245, 2020. [doi]

Abstract

Abstract is missing.