Reliability evaluation of logic circuits using probabilistic gate models

Jie Han, Hao Chen, Erin Boykin, José A. B. Fortes. Reliability evaluation of logic circuits using probabilistic gate models. Microelectronics Reliability, 51(2):468-476, 2011. [doi]

Abstract

Abstract is missing.