A 65 nm Cryptographic Processor for High Speed Pairing Computation

Jun Han, Yang Li, Zhiyi Yu, Xiaoyang Zeng. A 65 nm Cryptographic Processor for High Speed Pairing Computation. IEEE Trans. VLSI Syst., 23(4):692-701, 2015. [doi]

Abstract

Abstract is missing.