Design Techniques for a 60-Gb/s 288-mW NRZ Transceiver With Adaptive Equalization and Baud-Rate Clock and Data Recovery in 65-nm CMOS Technology - researchr publication

researchr

You are not signed in
Sign in
Sign up

Jaeduk Han, Nicholas Sutardja, Yue Lu, Elad Alon. Design Techniques for a 60-Gb/s 288-mW NRZ Transceiver With Adaptive Equalization and Baud-Rate Clock and Data Recovery in 65-nm CMOS Technology. J. Solid-State Circuits, 52(12):3474-3485, 2017. [doi]

Abstract is missing.

runs on WebDSL