Implementation of high precision/low latency FP divider using Urdhva-Tiryakbhyam multiplier for SoC applications

C. Ravi Shankar Hanuman, J. Kamala, A. R. Aruna. Implementation of high precision/low latency FP divider using Urdhva-Tiryakbhyam multiplier for SoC applications. Design Autom. for Emb. Sys., 24(2):111-125, 2020. [doi]

Abstract

Abstract is missing.