Logic design techniques for 65 to 45nm and below for reducing total energy and solving technology variations problems

Domenik Helms, Wolfgang Nebel. Logic design techniques for 65 to 45nm and below for reducing total energy and solving technology variations problems. In 14th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2007, Marrakech, Morocco, December 11-14, 2007. pages 919-922, IEEE, 2007. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.