RISCE - A Reduced Instruction Set Circuit Extractor for Hierarchical VLSI Layout Verification

Volker Henkel, Ulrich Golze. RISCE - A Reduced Instruction Set Circuit Extractor for Hierarchical VLSI Layout Verification. In DAC. pages 465-470, 1988. [doi]

Abstract

Abstract is missing.