A 32 bit 15M flop floating point programmable signal processor architecture for VLSI implementation - researchr publication

researchr

You are not signed in
Sign in
Sign up

James H. Hesson. A 32 bit 15M flop floating point programmable signal processor architecture for VLSI implementation. In IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP '85, Tampa, Florida, USA, March 26-29, 1985. pages 196-199, IEEE, 1985. [doi]

Abstract is missing.

runs on WebDSL