Performance evaluation of parallel applications on next generation memory architecture with power-aware paging method

Y. Hosogaya, Toshio Endo, Satoshi Matsuoka. Performance evaluation of parallel applications on next generation memory architecture with power-aware paging method. In 22nd IEEE International Symposium on Parallel and Distributed Processing, IPDPS 2008, Miami, Florida USA, April 14-18, 2008. pages 1-8, IEEE, 2008. [doi]

Abstract

Abstract is missing.