A clock recovery circuit for blind equalization multi-Gbps serial data links

Jiawen Hu. A clock recovery circuit for blind equalization multi-Gbps serial data links. In International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece. IEEE, 2006. [doi]

Abstract

Abstract is missing.