Xiaoping Huang, Jianfeng An. A Novel Architecture to Identify the Microprocessor Chips by Implanting Timing-Fault Execution Unit. In IEEE 16th International Conference on Computational Science and Engineering, CSE 2013, 3-5 December, 2013, Sydney, Australia. pages 766-769, IEEE, 2013. [doi]
Abstract is missing.