The acceleration of pipeline workloads under the FPGA area and bandwidth constraints - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Wei-Ning Huang, Sheng-Wei Cheng, Che-Wei Chang, Yu-Chen Wu, Tei-Wei Kuo, Yung-Chin Hsu, Wen-Yih Isaac Tseng, Shih-Hao Hung. The acceleration of pipeline workloads under the FPGA area and bandwidth constraints. In 2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications, Chongqing, China, August 20-22, 2014. pages 1-9, IEEE, 2014. [doi]

This author has not been identified. Look up 'Wei-Ning Huang' in GoogleThis author has not been identified. Look up 'Sheng-Wei Cheng' in GoogleThis author has not been identified. Look up 'Che-Wei Chang' in GoogleThis author has not been identified. Look up 'Yu-Chen Wu' in GoogleThis author has not been identified. Look up 'Tei-Wei Kuo' in GoogleThis author has not been identified. Look up 'Yung-Chin Hsu' in GoogleThis author has not been identified. Look up 'Wen-Yih Isaac Tseng' in GoogleThis author has not been identified. Look up 'Shih-Hao Hung' in Google

runs on WebDSL