Speed Optimization of Vertically Stacked Gate-All-Around MOSFETs with Inner Spacers for Low Power and Ultra-Low Power Applications - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Ya-Chi Huang, Meng-Hsueh Chiang, Shui-Jinn Wang. Speed Optimization of Vertically Stacked Gate-All-Around MOSFETs with Inner Spacers for Low Power and Ultra-Low Power Applications. In 20th International Symposium on Quality Electronic Design, ISQED 2019, Santa Clara, CA, USA, March 6-7, 2019. pages 231-234, IEEE, 2019. [doi]

This author has not been identified. Look up 'Ya-Chi Huang' in GoogleThis author has not been identified. Look up 'Meng-Hsueh Chiang' in GoogleThis author has not been identified. Look up 'Shui-Jinn Wang' in Google

runs on WebDSL