An area efficient low-voltage 6-T SRAM cell using stacked silicon nanowires

Ya-Chi Huang, Meng-Hsueh Chiang, Shui-Jinn Wang, Sumeet Kumar Gupta. An area efficient low-voltage 6-T SRAM cell using stacked silicon nanowires. In 2018 International Conference on IC Design & Technology, ICICDT 2018, Otranto, Italy, June 4-6, 2018. pages 117-120, IEEE, 2018. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.