Design Optimization of MV-NMOS for ESD Self-protection in 28nm CMOS technology

Kyong Jin Hwang, Sagar Premnath Karalkar, Vishal Ganesan, Sevashanmugam Marimuthu, Alban Zaka, Tom Herrmann, Bhoopendra Singh, Robert Gauthier. Design Optimization of MV-NMOS for ESD Self-protection in 28nm CMOS technology. In 2020 IEEE International Reliability Physics Symposium, IRPS 2020, Dallas, TX, USA, April 28 - May 30, 2020. pages 1-4, IEEE, 2020. [doi]

Abstract

Abstract is missing.