Preventing timing errors on register writes: mechanisms of detections and recoveries

Hidetsugu Irie, Ken Sugimoto, Masahiro Goshima, Shuichi Sakai. Preventing timing errors on register writes: mechanisms of detections and recoveries. SIGARCH Computer Architecture News, 35(5):25-31, 2007. [doi]

Abstract

Abstract is missing.