A 600-MHz 54/spl times/54-bit multiplier with rectangular-styled Wallace tree

Niichi Itoh, Yuka Naemura, Hiroshi Makino, Yasunobu Nakase, Tsutomu Yoshihara, Yasutaka Horiba. A 600-MHz 54/spl times/54-bit multiplier with rectangular-styled Wallace tree. J. Solid-State Circuits, 36(2):249-257, 2001. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.