Manish Kumar Jaiswal, B. Sharat Chandra Varma, Hayden Kwok-Hay So. Architecture for Dual-Mode Quadruple Precision Floating Point Adder. In 2015 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2015, Montpellier, France, July 8-10, 2015. pages 249-254, IEEE Computer Society, 2015. [doi]
Abstract is missing.