High Performance, Low Latency Double Digit Decimal Multiplier on ASIC and FPGA - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Rekha K. James, K. Poulose Jacob, Sreela Sasi. High Performance, Low Latency Double Digit Decimal Multiplier on ASIC and FPGA. In World Congress on Nature & Biologically Inspired Computing, NaBIC 2009, 9-11 December 2009, Coimbatore, India. pages 1445-1450, IEEE, 2009. [doi]

This author has not been identified. Look up 'Rekha K. James' in GoogleThis author has not been identified. Look up 'K. Poulose Jacob' in GoogleThis author has not been identified. Look up 'Sreela Sasi' in Google

runs on WebDSL