FPGA-efficient phase-to-I/Q architecture

Ireneusz Janiszewski, Hermann Meuth, Bernhard Hoppe. FPGA-efficient phase-to-I/Q architecture. In Proceedings 2004 IEEE International SOC Conference, September 12-15, 2004, Hilton Santa Clara, CA, USA. pages 373-376, IEEE, 2004. [doi]

Possibly Related Publications

The following publications are possibly variants of this publication: