Efficient FPGA Hardware Reuse in a Multiplierless Decimation Chain

Guillermo A. Jaquenod, Javier Valls, Javier Siman. Efficient FPGA Hardware Reuse in a Multiplierless Decimation Chain. Int. J. Reconfig. Comp., 2014, 2014. [doi]

Abstract

Abstract is missing.