FPGA Implementation of a Rational Adder

Tudor Jebelean. FPGA Implementation of a Rational Adder. In Will Moore, Wayne Luk, editors, Field-Programmable Logic and Applications, 5th International Workshop, FPL 95, Oxford, UK, August 29 - September 1, 1995, Proceedings. Volume 975 of Lecture Notes in Computer Science, pages 251-260, Springer, 1995.

Abstract

Abstract is missing.