David Jefferson, Srinivas Reddy, Christopher Lane, Ninh Ngo, Wanli Chang, Manuel Mijia, Ketan Zaveri, Cameron McClintock, Richard Cliff. A 100 MHz PLL Implemented on a 100K Gate Programmable Logic Device (Abstract). In FPGA. pages 256, 1998. [doi]
No reviews for this publication, yet.