Interleaving buffer insertion and transistor sizing into a single optimization

Yanbin Jiang, Sachin S. Sapatnekar, Cyrus Bamji, Juho Kim. Interleaving buffer insertion and transistor sizing into a single optimization. IEEE Trans. VLSI Syst., 6(4):625-633, 1998. [doi]

Abstract

Abstract is missing.