An automated and power-aware framework for utilization of IP cores in hardware generated from C descriptions targeting FPGAs

Alex K. Jones, Prithviraj Banerjee. An automated and power-aware framework for utilization of IP cores in hardware generated from C descriptions targeting FPGAs. In FPGA. pages 244, 2003. [doi]

Abstract

Abstract is missing.