A 2.4-to-4.2GHz 440.2fsrms-Integrated-Jitter 4.3mW Ring-Oscillator-Based PLL Using a Switched-Capacitor-Bias-Based Sampling PD in 4nm FinFET CMOS - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Jaehong Jung, Kyungmin Lee, Gunwoo Kong, Baekmin Lim, Seungjin Kim, Seunghyun Oh, Jongwoo Lee. A 2.4-to-4.2GHz 440.2fsrms-Integrated-Jitter 4.3mW Ring-Oscillator-Based PLL Using a Switched-Capacitor-Bias-Based Sampling PD in 4nm FinFET CMOS. In 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), Kyoto, Japan, June 11-16, 2023. pages 1-2, IEEE, 2023. [doi]

This author has not been identified. Look up 'Jaehong Jung' in GoogleThis author has not been identified. Look up 'Kyungmin Lee' in GoogleThis author has not been identified. Look up 'Gunwoo Kong' in GoogleThis author has not been identified. Look up 'Baekmin Lim' in GoogleThis author has not been identified. Look up 'Seungjin Kim' in GoogleThis author has not been identified. Look up 'Seunghyun Oh' in GoogleThis author has not been identified. Look up 'Jongwoo Lee' in Google

runs on WebDSL