Effective Processor Verification with Logic Fuzzer Enhanced Co-simulation

Nursultan Kabylkas, Tommy Thorn, Shreesha Srinath, Polychronis Xekalakis, Jose Renau. Effective Processor Verification with Logic Fuzzer Enhanced Co-simulation. In MICRO '21: 54th Annual IEEE/ACM International Symposium on Microarchitecture, Virtual Event, Greece, October 18-22, 2021. pages 667-678, ACM, 2021. [doi]

Abstract

Abstract is missing.