Deepak Kachave, Anirban Sengupta. Integrating physical level design and high level synthesis for simultaneous multi-cycle transient and multiple transient fault resiliency of application specific datapath processors. Microelectronics Reliability, 60:141-152, 2016. [doi]
Abstract is missing.