Priyank Kalla, Maciej J. Ciesielski. Performance Driven Resynthesis by Exploiting Retiming-Induced State Register Equivalence. In 1999 Design, Automation and Test in Europe (DATE 99), 9-12 March 1999, Munich, Germany. pages 638-642, IEEE Computer Society, 1999. [doi]
Abstract is missing.