FPGA implementation of a configurable cache/scratchpad memory with virtualized user-level RDMA capability - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

George Kalokerinos, Vassilis Papaefstathiou, George Nikiforos, Stamatis G. Kavadias, Manolis Katevenis, Dionisios N. Pnevmatikatos, Xiaojun Yang. FPGA implementation of a configurable cache/scratchpad memory with virtualized user-level RDMA capability. In Walid A. Najjar, Michael J. Schulte, editors, Proceedings of the 2009 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (IC-SAMOS 2009), Samos, Greece, July 20-23, 2009. pages 149-156, IEEE, 2009. [doi]

This author has not been identified. Look up 'George Kalokerinos' in GoogleThis author has not been identified. Look up 'Vassilis Papaefstathiou' in GoogleThis author has not been identified. Look up 'George Nikiforos' in GoogleThis author has not been identified. Look up 'Stamatis G. Kavadias' in GoogleThis author has not been identified. Look up 'Manolis Katevenis' in GoogleThis author has not been identified. Look up 'Dionisios N. Pnevmatikatos' in GoogleThis author has not been identified. Look up 'Xiaojun Yang' in Google

runs on WebDSL