Yuichi Kamina, Keisuke Iwai, Takashi Matsubara 0002, Takakazu Kurokawa. A Translator from FDL to SystemVerilog for FPGA Implementation of Fuzzy Inference. In Eighth International Symposium on Computing and Networking Workshops, CANDAR 2020 Workshops, Naha, Japan, November 24-27, 2020. pages 87-92, IEEE, 2020. [doi]
Abstract is missing.